Architecture design of low power microcontroller on-chip debugging

ZHU He, SUN Chen, GUO Xingda, HU Yaowen, YAO Fei

MICROPROCESSORS ›› 2025, Vol. 46 ›› Issue (5) : 58-64.

PDF(1507 KB)
Welcome to visit MICROPROCESSORS!
PDF(1507 KB)
MICROPROCESSORS ›› 2025, Vol. 46 ›› Issue (5) : 58-64. DOI: 10.3969/j.issn.1002-2279.2025.05.010

Architecture design of low power microcontroller on-chip debugging

    {{javascript:window.custom_author_en_index=0;}}
  • {{article.zuoZhe_EN}}
Author information +
History +

HeighLight

{{article.keyPoints_en}}

Abstract

{{article.zhaiyao_en}}

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations
{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2025, 46(5): 58-64 https://doi.org/10.3969/j.issn.1002-2279.2025.05.010

References

List( Publishing order | Descend order by publishing year | Descend order by cited within ) Chart analysis

References

{{article.reference}}

Funding

RIGHTS & PERMISSIONS

{{article.copyrightStatement_en}}
{{article.copyrightLicense_en}}
PDF(1507 KB)

Accesses

Citation

Detail
Sections
Recommended
Copyright © MICROPROCESSORS, All Rights Reserved.
Tel: 024-31524230　
E-mail：wclj@nemi.net.cn
Powered by Beijing Magtech Co. Ltd.

/

〈 〉