Design of Multi-Chip Synchronization Automatic Correction Based on JESD204B Deterministic Delay

doi:10.3969/j.issn.1002-2279.2024.03.007

Welcome to visit MICROPROCESSORS! RSS 　 Email Alert

PDF(1932 KB)

MICROPROCESSORS ›› 2024, Vol. 45 ›› Issue (3) : 26-30. DOI: 10.3969/j.issn.1002-2279.2024.03.007

Network and Communication

Design of Multi-Chip Synchronization Automatic Correction Based on JESD204B Deterministic Delay

{{article.zuoZhe_EN}}

Author information +

History +

HeighLight

Abstract

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations

{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2024, 45(3): 26-30 https://doi.org/10.3969/j.issn.1002-2279.2024.03.007

References

List( Publishing order | Descend order by publishing year | Descend order by cited within ) Chart analysis

References

Funding

RIGHTS & PERMISSIONS

PDF(1932 KB)

Accesses

Citation

Detail

Sections

Recommended

Please choose a citation manager

Content to export